





Coping with Complexity: CPUs, GPUs and Real-world Applications

Leonel Sousa,

Frederico Pratas, Svetislav Momcilovic and Aleksandar Ilic

9th Scheduling for Large Scale Systems Workshop Lyon, France

July 2014





Motivation

Commodity computers = Heterogeneous systems

- Multi-core General Purpose Processors (CPUs)
- Graphics Processing Units (GPUs)
- Special accelerators, co-processors, FPGAs, mobile and wearable systems

Significant computing power

- Not yet fully exploited for efficient collaborative computing
- Heterogeneity makes it really difficult!
 - Applications, devices, interconnects, systems...
 - Performance modeling and load balancing for efficient computing



What? Where? How?

Applications

Systems and Devices

Modeling and Load Balancing

Multi-module Applications

Node: CPU+GPU platform

Load Balancing

General (FP) Applications

• Device: multicore CPUs

Performance modeling

Performance modeling


What? Where? How?

Applications

Systems and Devices

Modeling and Load Balancing

Multi-module Applications



Load Balancing

application- and hardware-specific

General (FP) Applications

Device: multicore CPUs

Performance modeling

hardware-specific

Performance modeling

What? Where? How?

Applications

Systems and Devices

Modeling and Load Balancing

Multi-module Applications

Node: CPU+GPU platform

Load Balancing

• General (FP) Applications

• Device: multicore CPUs


Performance modeling


Performance

modeling









Multi-core CPU (Master)

- Replication of identical cores
- Memory hierarchy: private and shared caches
- Programming: OpenMP, Pthreads, OpenCL

GPUs/Accelerators (distant workers)


- Large number of "simple" cores
- Complex memory hierarchy: global/local/shared
- Programming: CUDA, OpenCL



What? Where? How?

Applications Systems and Devices

Modeling and Load Balancing



Multi-core CPU (Master)

- Replication of identical cores
- Memory hierarchy: private and shared caches
- Programming: OpenMP, PThreads, OpenCL

GPUs/Accelerators (distant workers)

- Large number of "simple" cores
- Complex memory hierarchy: global/local/shared
- Programming: CUDA, OpenCL
- Configuration: Maxeler data-flow engines

Collaborative CPU+GPU execution

- Architectural diversity and programmability
- Code parallelization on a per device basis
- Integration into a single unified environment (OpenCL, StarPU, StarSs, CHPS, ...)






What? Where? How?


Applications Systems and Devices

Modeling and Load Balancing



GPU vs. CPU performance:

- GPU usually much faster, but not for all problems
- Performance might differ by orders of magnitude
- Accurate performance modeling is required!






What? Where? How?

Applications

Systems and Devices

Modeling and Load Balancing



GPU vs. CPU performance:

- GPU usually much faster, but not for all problems
- Performance might differ by orders of magnitude

GPUs are connected via PCI Express

- Bidirectional lines
- Asymmetric bandwidth (in different directions)




What? Where? How?

Applications

Systems and Devices

Modeling and Load Balancing



GPU vs. CPU performance:

- GPU usually much faster, but not for all problems
- Performance might differ by orders of magnitude

GPUs are connected via PCI Express

- Bidirectional lines
- Asymmetric bandwidth (in different directions)

GPUs are co-processors


- CPU Core/Thread initiates all data-transfers and GPU kernel calls
- Core is usually completely devoted (underused)



What? Where? How?

Applications Systems and Devices

Modeling and Load Balancing



GPU vs. CPU performance:

- GPU usually much faster, but not for all problems
- Performance might differ by orders of magnitude

GPUs are connected via PCI Express

- Bidirectional lines
- Asymmetric bandwidth (in different directions)

GPUs are co-processors

- CPU Core/Thread initiates all data-transfers and GPU kernel calls
- Core is usually completely devoted (underused)
- GPUs do not benefit from paging
 - Limited global memory!



What?

Where?

How?

Applications

Systems and Devices

Modeling and Load Balancing

Multi-module Applications

- Divisible Load Applications
- H.264/AVC Video Encoding (inter-prediction mode)

Node: CPU+GPU platform

Load Balancing

• General (FP) Applications

Device: multicore CPUs

Performance modeling

Performance

modeling



What? Where? How?

Applications Systems and Devices Modeling and Load Balancing

Discretely Divisible Load (DDL) Applications

- Computations divisible into pieces of arbitrary sizes (integers)
- Fractions independently processed in parallel with no precedence constraints



Applicable to a wide range of scientific problems


Linear algebra, digital signal and image processing, database applications ...

State of the art approaches in Heterogeneous Distributed Computing


- Assume symmetric bandwidth and an one-port model for communication links
- Limited memory: only input load size is considered; exceeding load simply redistributed
- Computation/communication time is not always a linear/affine function of the #chunks
- Single-level load balancing solutions








Single-Module Applications




Multi-module Applications








Single-Module Applications



Multi-module Applications



Data-dependencies, multiple input/output buffers, shared access to data buffers






What? Where? How?

Applications

Systems and Devices

Modeling and Load Balancing

H.264/AVC Video Encoding




R* modules

- max. 6% on GPU (8.5% CPU)
- Dijkstra algorithm

ME+INT+SME

- min. 94% on GPU (92% CPU)
- Load balancing and modeling



- Adaptive real-time video encoding for HD sequences:
 - Multi-module load balancing
 - **Simultaneous** inter-prediction load balancing
 - Communication minimization (shared data buffers)



What?

Where?

How?

Applications

Systems and Devices

Modeling and Load Balancing

- Multi-module Applications
- Divisible Load Applications
- H.264/AVC Video Encoding (inter-prediction mode)

Node: CPU+GPU platform

- Load Balancing
 - FEVES -

Framework for Efficient parallel Video Encoding on heterogeneous Systems

General (FP) Applications

Device: multicore CPUs

Performance modeling

Performance modeling




FEVES: General Layout

What? Where? How?

Applications Systems and Devices Modeling and Load Balancing

UNIFIED FRAMEWORK



FEVES: Unified CPU+GPU encoding framework

- for collaborative inter-loop video encoding (extendable)
- organized in several functional blocks
- Framework control provides the key functionality
 - interacts with other blocks
- Video Coding Manager orchestrates collaborative execution
 - invokes respective implementations of Parallel Modules
 - automatic Data Access Management between DRAM and local memories
- Load Balancing with online Performance Characterization
 - provides multi-module workload distributions for collaborative processing





FEVES: Framework Control


What? Where? How?

Applications Systems and Devices Modeling and Load Balancing

nitialization

Iterative phase

UNIFIED FRAMEWORK



Framework Control

- 1) **Detect** available devices (number, type, capabilities)
- 2 Instantiate respective **Parallel Modules** (CPU+GPU)
- **③** Configure Video Coding and Data Access Manager
- 4 Equidistant partitioning for ME, INT and SME
- (5) Execute and **record** execution/transfer time
- 6 Initial Performance characterization for each device/module speeds and asymmetric bandwidth of PCIe links


for each frame do

- 1 Determine load distributions with **Load Balancing** based on **Performance Characterization**
- Execute modules with Video Coding Manager, Data Access Management and Parallel Modules
- Record execution and transfer times and update Performance characterization





FEVES: Video Coding Manager



- Video Coding Manager orchestrates collaborative CPU+GPU video encoding
 - automatically configured according to detected device capabilities (initialization phase), e.g., the amount of supported concurrency between computation and communication for GPU devices
 - invokes highly optimized CPU and GPU implementations for the Library of Parallel Modules (SSE/AVX, Fermi/Kepler...)
 - allows automatic Data Access Management between DRAM and local memories


Collaborative Video Encoding orchestration

- Module executions and respective data transfers are invoked in a predefined order to ensure correctness of encoding
- In respect to inherent data-dependencies in H.264/AVC encoding several synchronization points are defined:
 - t_1 reflects the dependency of SME module on the outputs of ME and INT modules
 - t_2 marks the completion of SME module and beginning of R* processing
 - t_{tot} encoding of a current frame is completed (R* modules executed on single fastest device, e.g., GPU1)





FEVES: Data Access Management



- Data Access Management for automatic data transfers and device memory management
 - functionality strictly depends on the decisions from the Load Balancing block (load distributions)
 - simultaneously tracks the state of several input/output buffers:
 - current frame (CF), interpolated sub-frame (SF), motion vectors from ME (MV ME) and SME (MV SME), reference frame (RF)
 - determines on the size of data transfers, their order, and exact position within the respective buffer
 - provides communication minimization when several modules access to the same shared buffer





FEVES: Load Balancing

What?


Where?

How?

Applications

Systems and Devices

Modeling and Load Balancing



 $\begin{array}{l} \text{Input: } N, n_w, n_c \boxed{T_1^{\kappa*}, K_i^m, K_i^t, K_i^s} \\ \text{Input: } \boxed{K_1^{rfdh}, K_i^{cfhd}, K_i^{rfhd}, K_i^{sfhd}, K_i^{sfdh}, K_i^{mvhd}, K_i^{mvdh}}, \sigma_i^{r-1} \end{array}$ Output: $m = \{m_i\}, l = \{l_i\}, s = \{s_i\}, \sigma = \{\sigma_i\}, \sigma^r = \{\sigma_i^r\}$

Objective: minimize τ_{tot}

Performance Characterization (updated at runtime) $\sum_{i=1}^{n_w+n_c} m_i \! = \! N, \sum_{i=1}^{n_w+n_c} l_i \! = \! N, \sum_{i=1}^{n_w+n_c} s_i \! = \! N$

	$\forall i \in \{n_w + 1, \ldots, n_w + n_c\} :$		
	$l_i K_i^l + m_i K_i^m \le \tau_1 $	(2)	CPU Core
	$\tau_1 + s_i K_i^s \le \tau_2 $	(3)	
	$m_1 K_1^{cfhd} + m_1 K_1^m + m_1 K_1^{mvdh} \le \tau_1 $	(4)	
	$l_1 K_1^l + l_1 K_1^{sfdh} + \Delta_1^m K_1^{cfhd} + m_1 K_1^{mvdh} \le \tau_1 \tag{6}$	(5)	
	$m_1 K_1^{cfhd} + l_1 K_1^{sfdh} + \Delta_1^m K_1^{cfhd} + m_1 K_1^{mvdh} \le \tau_1$	(6)	GPU_1
	$\tau_1 + \Delta_1^l K_1^{sfhd} + \Delta_1^m K_1^{mvhd} + s_1 K_1^s \le \tau_2 \tag{6}$	(7)	
	$\tau_1 + \Delta_1^l K_1^{sfhd} + \Delta_1^m K_1^{mvhd} + (N - l_1 - \Delta_1^l) K_1^{sfhd} + (N - m_1 - \Delta_1^m) K_1^{cfhd} \leq \tau_2 - C_1 + C_2 + C_2 + C_1 + C_2 + C_2 + C_2 + C_2 + C_2 + C_3 + C_3 + C_4 + C_4 + C_4 + C_4 + C_4 + C_5 + $	(8)	performs R* modules
	$\tau_2 + (N - s_1)K_1^{mvhd} + T_1^{R*} + NK_1^{rfdh} \le \tau_{tot} $	(9)	
i	$\forall i \in \{2,\ldots,n_w\}$:		
	$NK_i^{rfhd} + m_i K_i^{cfhd} + m_i K_i^m + m_i K_i^{mvdh} \le \tau_1 \tag{1}$	10)	
	$NK_{i}^{rfhd} + l_{i}K_{i}^{l} + l_{i}K_{i}^{sfdh} + \sigma_{i}^{r-1}K_{i}^{sfhd} + \Delta_{i}^{m}K_{i}^{cfhd} + m_{i}K_{i}^{mvdh} \le \tau_{1}$		
		11)	GPU _i
	$NK_i^{rfhd} + m_iK_i^{cfhd} + l_iK_i^{sfdh} + \sigma_i^{r-1}K_i^{sfhd} + \Delta_i^mK_i^{cfhd} + m_iK_i^{mvdh} \leq \tau_1$		
		12)	accelerator/
	$\tau_1 + \Delta_i^l K_i^{sfhd} + \Delta_i^m K_i^{mvhd} + s_i K_i^s + s_i K_i^{mvdh} \le \tau_2 \tag{1}$	13)	distant worker
	$\sigma_i \!=\! \! \mathrm{MIN}(N\!-\!l_i\!-\!\Delta_i^l,(\tau_{tot}\!-\!\tau_2)/K_i^{sfhd}) \tag{1}$	14)	
	$\sigma_i^T = N - l_i - \Delta_i^l - \sigma_i \tag{1}$	15)	
	$\forall i \in \{1, \ldots, n_w\}$:	=	
	$\Delta_i^m = \text{MS_BOUNDS}(m, s) \tag{1}$	16)	communication
	$\Delta_{i}^{l} = \text{LS_BOUNDS}(l, s) \tag{1}$	17)	minimization

- Load Balancing based on linear programming to determine:
 - cross-device load distributions for ME. INT and SME modules
 - amount of data transfers across different devices for shared buffers
 - communication minimization
 - minimizes total collaborative CPU+GPU video encoding time






FEVES: Experimental results



Real-time video encoding for full HD (1080p) video sequences



- Scalable over both search area (SA) size and the number of reference frames (RF)
- ➤ Highly optimized parallel modules (CPU_H 1.7x faster than CPU_N; GPU_K 2x than GPU_F)
- Real-time encoding on SysHK: for 64x64 SA size (1 RF) and up to 4 RFs for 32x32 SA
- Average speedup on SysNFF: 5x vs. CPU_N and 2.2x vs. GPU_F


Devices		Heterogeneous Systems		
CPU_N	Intel Nehalem i7 950	SysNF	CPU_N + GPU_F	
CPU_H	Intel Haswell i7 4770K	SysNFF	CPU_N + 2xGPU_F	
GPU_F	NVIDIA Fermi GTX580	SysHK	CPU_H + GPU_K	
GPU_K	NVIDIA Kepler GTX780Ti			





FEVES: Experimental results





Real-time video encoding for 1080p "Rolling Tomatoes" sequence (first 100 frames)

- Real-time encoding for up to 4 RFs for 32x32 SA on SysHK (Intel i7 4770K + NVIDIA GTX780Ti)
- > Load Balancing capable of efficiently coping with increasing problem complexity
- Dynamic Performance Characterization allows adaptation to the current state of the platform





What? Where? How?

Applications

Systems and Devices

Modeling and Load Balancing

- Multi-module Applications
- Divisible Load Applications
- H.264/AVC Video Encoding (inter-prediction mode)

Node: CPU+GPU platform

Load Balancing

- FEVES -

Framework for Efficient parallel Video Encoding on heterogeneous Systems

Performance

modeling

General (FP) Applications

• Device: multicore CPUs

Performance modeling



What? Where? How?

Applications

Systems and Devices

Modeling and Load Balancing

- Multi-module Applications
- Divisible Load Applications
- H.264/AVC Video Encoding (inter-prediction mode)

Node: CPU+GPU platform

Load Balancing

- FEVES -

Framework for Efficient parallel Video Encoding on heterogeneous Systems

Performance

modeling

General (FP) Applications

• Device: multicore CPUs


- · Cache-aware Roofline Model
- Performance and Total Performance




Original Roofline Model



Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)



• **Performance**: Computations (*flops*) and communication (*bytes*) overlap in




^{*} Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)






Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)



APP-D (data traffic from DRAM)



 $I=(\Sigma f_i)/(\Sigma b_i)$ I is constant

Load Data (bytes)


Execute (flops)

Store Data (bytes)

^{*} Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)









* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)















 $I_1 = f_1/b_1$ $I_2 = (f_1 + f_2)/b_1$

^{*} Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)








* Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)








^{*} Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)








^{*} Williams, S., Waterman, A. and Patterson, D., "Roofline: An insightful visual performance model for multicore architectures", Communications of the ACM (2009)




Cache-aware Roofline Model




Multi-cores: Powerful cores and memory hierarchy (caches and DRAM)



Performance: Computations (flops) and communication (bytes) overlap in







Cache-aware Roofline Model


What? Where? How?

Applications


Systems and Devices


Modeling and Load Balancing

Memory bandwidth variation



Performance variation







Cache-aware Roofline Model




Applications


Systems and Devices


Modeling and Load Balancing

Memory bandwidth



Performance variation














Memory bandwidth



Performance variation








7/1/201







7/1/201

0.0078125 0.03125

0.125

0.5

2

32

Operational Intensity [Flops/Byte]

128

512


2048

8192







Memory bandwidth



Performance variation








7/1/201








- Insightful single plot model
 - Shows performance limits of multicores
 - Redefined OI: flops and bytes as seen by core
 - Constructed once per architecture
- Considers complete memory hierarchy
 - Influence of caches and DRAM to performance
- Applicable to other types of operations
 - not only floating-point
- Useful for:
 - **Application** characterization and optimization
 - Architecture development and understanding







Insightful single plot model

- Shows performance limits of multicores
- Redefined OI: flops and bytes as seen by core
- Constructed once per architecture

Considers complete memory hierarchy

- Influence of caches and DRAM to performance
- Applicable to other types of operations
 - not only floating-point

Total Cache-aware Roofline Model


- Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
- Single-plot modeling for different types of compute and memory operations

Useful for:

- **Application** characterization and optimization
- Architecture development and understanding







Insightful single plot model

- Shows performance limits of multicores
- Redefined OI: flops and bytes as seen by core
- Constructed once per architecture

Considers complete memory hierarchy

- Influence of caches and DRAM to performance
- Applicable to other types of operations
 - not only floating-point

Total Cache-aware Roofline Model


- Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
- Single-plot modeling for different types of compute and memory operations

Useful for:

- **Application** characterization and optimization
- Architecture development and understanding








- Insightful single plot model
 - Shows performance limits of multicores
 - Redefined OI: flops and bytes as seen by core
 - Constructed once per architecture
- Considers complete memory hierarchy
 - Influence of caches and DRAM to performance
- Applicable to other types of operations
 - not only floating-point

- Total Cache-aware Roofline Model
 - Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
 - Single-plot modeling for different types of compute and memory operations
- Useful for:
 - **Application** characterization and optimization
 - Architecture development and understanding







Insightful single plot model

- Shows performance limits of multicores
- Redefined OI: flops and bytes as seen by core
- Constructed once per architecture

Considers complete memory hierarchy

- Influence of caches and DRAM to performance

Applicable to other types of operations

- not only floating-point


Total Cache-aware Roofline Model

- Includes **all transitional states** (traversing the memory hierarchy and filling the pipeline)
- Single-plot modeling for different types of compute and memory operations

Useful for:


- **Application** characterization and optimization
- Architecture development and understanding





^{*} Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013






* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013




Performance [GFlops/s]




^{*} Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013






* Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013





^{*} Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013






^{*} Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013




What?	Where?	How?
Applications	Systems and Devices	Modeling and Load Balancing

1) Basic implementation: All matrices stored in row-major order.



application is in the compute bound region mainly limited by DRAM can be optimized to hit higher cache levels



application is in the memory bound region mainly limited by DRAM can be optimized up to the slanted part of the model






What? Where? How?

Applications Systems and Devices Modeling and Load Balancing

- 1) Basic implementation: All matrices stored in row-major order.
- 2) Transposition: One matrix is transposed into column-major

Cache-aware Roofline Model 1288 1689 1090 1000 10




application is in the compute bound region almost hits L3 can be further optimized to hit higher cache levels application is in the memory bound region performance hits the roof of the model the model suggests that the optimization process is finished






What?	Where?	How?
Applications	Systems and Devices	Modeling and Load Balancing

- 1) Basic implementation: All matrices stored in row-major order
- 2) Transposition: One matrix is transposed into column-major
- 3) Blocking for L3: All matrices are blocked to efficiently exploit L3
- 4) Blocking for L2: Second level of blocking to efficiently exploit L2
- 5) Blocking for L1: Data is further blocked to exploit L1





performance is further improved breaking the cache level ceilings towards the roof


optimization process finished




What? Where? How?

Applications Systems and Devices Modeling and Load Balancing

- 1) Basic implementation: All matrices stored in row-major order
- 2) Transposition: One matrix is transposed into column-major
- 3) Blocking for L3: All matrices are blocked to efficiently exploit L3
- 4) Blocking for L2: Second level of blocking to efficiently exploit L2
- 5) Blocking for L1: Data is further blocked to exploit L1
- 6) Intel MKL: Highly optimized implementation





6 is able to achieve near theoretical performance


moves to the compute bound region (shift in operational intensity)

^{*} Ilic, A., Pratas, F. and Sousa, L., "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters, 2013



Operational Intensity [flops/byte]

Cache-aware Roofline Models: Use Cases



* Ilić, A., Pratas, F. and Sousa, L., "Beyond the Roofline: Power, Energy and Efficiency Modeling for Multicores" (submitted)
* Antão, D., Taniça, L., Ilić, A., Pratas, F., Tomás, P., and Sousa, L., "Monitoring Performance and Power for Applicatiogs
Characterization with Cache-aware Roofline Model". PPAM'13

Operational Intensity [flops/byte]

Operational Intensity [flops/byte]



Roundup and Conclusions

What? Where? How?

Applications

Systems and Devices

Modeling and Load Balancing

- Multi-module Applications
- Divisible Load Applications
- H.264/AVC Video Encoding (inter-prediction mode)

Node: CPU+GPU platform

Load Balancing

- FEVES -

Framework for Efficient parallel Video Encoding on heterogeneous Systems

General (FP) Applications

• Device: multicore CPUs

- Cache-aware Roofline Model
- Performance and Total Performance



On-going and Further Work

Porting and extending load balancing algorithms

- Highly heterogeneous **systems** (CPU+GPU+FPGA), embedded systems ...
- Power- and energy-efficient computing (DVFS)

Cache-aware Roofline modeling: Future

- Power, energy, efficiency ...
- Extending for other device **architectures** (mainly GPUs)
- Scheduling and load balancing for general applications
- Introduce all these techniques and algorithms in the OS
 - Automatic approach: by identifying the characteristics of the applications
 - To have support for the different approaches and user provides additional information
 - Multiple performance modeling and load balance strategies for different architectures, and solutions for all applications



Additional readings

- A. Ilic, F. Pratas and L. Sousa, "Cache-aware Roofline Model: Upgrading the loft", IEEE Computer Architecture Letters, 2013
- A. Ilic, S. Momcilovic, N. Roma and L. Sousa, "FEVES: Framework for Efficient Parallel Video Encoding on Heterogeneous Systems", ICPP'14
- S. Momcilovic, A. Ilic, N. Roma and L. Sousa, "Dynamic load balancing for real-time video encoding on heterogeneous systems", IEEE Transactions on Multimedia, 2014
- S. Momcilovic, A. Ilic, N. Roma and L. Sousa, "Collaborative Inter-Prediction on CPU+GPU Systems", ICIP'14
- D. Antão, L. Taniça, A. Ilic, F. Pratas, P. Tomás and L. Sousa, "Monitoring performance and power for application characterization with Cache-aware Roofline Model", PPAM'13



Thank you for your attention!

Questions?

